Altera Corp. recently developed a storage reference design based on its Arria 10 SoCs that doubles the life of NAND flash. In addition, can increase the number of program-erase cycles by up to 7×. The design features an Arria 10 SoC with an integrated dual-core ARM Cortex A9 processor in an optimized, single-chip solution. It uses a Mobiveil SSD controller and NVMdurance NAND optimization software. This reference design provides improved performance and flexibility in NAND utilization while reducing the cost of the NAND array by increasing the lifetime of data center equipment.
Altera’s NAND storage reference design is available today.
Source: Altera Corp.
— ADVERTISMENT—
—Advertise Here—
Circuit Cellar's editorial team comprises professional engineers, technical editors, and digital media specialists. You can reach the Editorial Department at [email protected], @circuitcellar, and facebook.com/circuitcellar