Given a microprocessor that has hardware support for just one level of priority for interrupts, is it possible to implement multiple priorities in software? If so, what are the prerequisites that are required?
— ADVERTISMENT—
—Advertise Here—
Given a microprocessor that has hardware support for just one level of priority for interrupts, is it possible to implement multiple priorities in software? If so, what are the prerequisites that are required?
Yes, given a few basic capabilities, it is possible to implement multiple levels of interrupt priority in software. The basic requirements are that it must be possible to reenable interrupts from within an interrupt service routine (ISR), and that the different interrupt sources can be individually masked.
Keep up-to-date with our FREE Weekly Newsletter!
Don't miss out on upcoming issues of Circuit Cellar.
— ADVERTISMENT—
—Advertise Here—
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.